Optimizing PCB Layout
This white paper will explore the optimization of PCB layout for an eGaN FET based point of load (POL) buck converter, comparing the conventional designs and proposing a new optimal layout to further reduce parasitics.
The optimal layout will provide improved efficiency, faster switching speeds, and reduced device voltage overshoot compared to conventional designs.
Download this whitepaper to learn more.
Read More
By submitting this form you agree to Efficient Power Conversion Corporation (EPC) contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Efficient Power Conversion Corporation (EPC) web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Capacitors, Power
More resources from Efficient Power Conversion Corporation (EPC)
Impact of Parasitics on Performance
With improvements in switching figure of merit provided by eGaN FETs, the packaging and PCB layout parasitics are critical to high performance.
Selecting eGaN® FET Optimal On-Resistance
Previously published articles showed that eGaN FETs behave for the most part just like silicon devices and can be evaluated using similar performan...
Improve DC-DC Forward Converter Efficiency with eGaN FETs
DC-DC converter designers can achieve higher power density at lower power levels by using forward converters with synchronous rectification and gal...
