Selecting eGaN® FET Optimal On-Resistance
Previously published articles showed that eGaN FETs behave for the most part just like silicon devices and can be evaluated using similar performance metrics.
In this white paper the die size optimization process for selecting the eGaN FET optimal on-resistance is discussed and an example application is used to show specific results. Since ‘optimum' means different things to different people, this process is aimed at maximizing switching device efficiency at a given load condition.
Download to find out more.
Read More
By submitting this form you agree to Efficient Power Conversion Corporation (EPC) contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Efficient Power Conversion Corporation (EPC) web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Components, Power
More resources from Efficient Power Conversion Corporation (EPC)
Dead-Time Optimization for Maximum Efficiency
In this white paper EPC continues our exploration of optimization issues and look at the impact of dead-time on system efficiency for eGaN® FETs a...
Impact of Parasitics on Performance
With improvements in switching figure of merit provided by eGaN FETs, the packaging and PCB layout parasitics are critical to high performance.
eGaN® FET Electrical Characteristics
In this paper the basic electrical characteristics of eGaN FETs are explained and compared against silicon MOSFETs. A good understanding of the sim...
